SYSTEMY WBUDOWANE

PicoBlaze XII INX 8-bit Embedded Microcontroller User Guide: UG129

© Dr inż. Ignacy Pardyka

UNIWERSYTET JANA KOCHANOWSKIEGO w Kielcach

Rok akad. 2011/2012

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012 1 / 96

PicoBlaze PicoBlaze User Guide

UG129 (v2.0) January 28, 2010



- Introduction
 - PicoBlaze
 - PicoBlaze Functional Blocks

- - Input Operations
 - Output Operations

© Dr inż. Ignacy Pardyka (Inf.UJK)

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012 2 / 96

Introduction PicoBlaze Functional Blocks

PicoBlaze Block Diagram

PicoBlaze Structure




Figure 1-1: PicoBlaze Embedded Microcontroller Block Diagram

Rok akad. 2011/2012 3 / 96

Systemy wbudowane

Rok akad. 2011/2012 4 / 96

PicoBlaze Interface Signals

- - PicoBlaze
 - PicoBlaze Functional Blocks
- PicoBlaze Interface Signals

- - Input Operations
 - Output Operations

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012 5 / 96

PicoBlaze Interface Signals

PicoBlaze Interface

PicoBlaze Interface Signals

Table 2-1: PicoBlaze Interface Signal Descriptions

Signal	Direction	Description
IN_PORT[7:0]	Input	Input Data Port: Present valid input data on this port during an INPUT instruction. The data is captured on the rising edge of CLK.
INTERRUPT	Input	Interrupt Input: If the INTERRUPT_ENABLE flag is set by the application code, generate an INTERRUPT Event by asserting this input High for at least two CLK cycles. If the INTERRUPT_ENABLE flag is cleared, this input is ignored.
RESET	Input	Reset Input: To reset the PicoBlaze microcontroller and to generate a RESET Event, assert this input High for at least one CLK cycle. A Reset Event is automatically generated immediately following FPGA configuration.
CLK	Input	Clock Input: The frequency may range from DC to the maximum operating frequency reported by the Xilinx ISE® development software. All PicoBlaze synchronous elements are clocked from the rising clock edge. There are no clock duty-cycle requirements beyond the minimum pulse width requirements of the FPGA.
OUT_PORT[7:0]	Output	Output Data Port: Output data appears on this port for two CLK cycles during an OUTPUT instruction. Capture output data within the FPGA at the rising CLK edge when WRITE_STROBE is High.
PORT_ID[7:0]	Output	Port Address: The I/O port address appears on this port for two CLK cycles during an INPUT or OUTPUT instruction.

PicoBlaze Interface

PicoBlaze Interface Connections




Figure 2-1: PicoBlaze Interface Connections

Systemy wbudowane

Rok akad. 2011/2012 6 / 96

PicoBlaze Interface Signals

PicoBlaze Interface

© Dr inż. Ignacy Pardyka (Inf.UJK)


PicoBlaze Interface Signals cont'd

Table 2-1: PicoBlaze Interface Signal Descriptions (Cont'd)

Signal	Direction	Description
READ_STROBE	Output	Read Strobe: When asserted High, this signal indicates that input data on the IN_PORT[7:0] port was captured to the specified data register during an INPUT instruction. This signal is asserted on the second CLK cycle of the two-cycle INPUT instruction. This signal is typically used to acknowledge read operations from FIFOs.
WRITE_STROBE	Output	Write Strobe: When asserted High, this signal validates the output data on the OUT_PORT[7:0] port during an OUTPUT instruction. This signal is asserted on the second CLK cycle of the two-cycle OUTPUT instruction. Capture output data within the FPGA on the rising CLK edge when WRITE_STROBE is High.
INTERRUPT_ACK	Output	Interrupt Acknowledge: When asserted High, this signal acknowledges that an INTERRUPT Event occurred. This signal is asserted during the second CLK cycle of the two-cycle INTERRUPT Event. This signal is optionally used to clear the source of the INTERRUPT input.

KCPSM3 is a very simple 8-bit microcontroller primarily for the Spartan-3 devices but also suitable for use in Virtex-II and Virtex-IIIPRO devices. Although it could be used for processing of data, it is most likely to be employed in applications requiring a complex, but non-time critical state machine. Hence it has the name of '(K)constant Coded Programmable State Machine'.

This revised version of popular KCPSM macro has still been developed with one dominant factor being held above all others-Size! The result is a microcontroller which occupies just 96 Spartan-3 Slices which is just 5% of the XC3S200 device and less than 0.3% of the XC3S5000 device. Together with this small amount of logic, a single block RAM is used to form a ROM store for a program of up to 1024 instructions. Even with such size constraints, the performance is respectable at approximately 43 to 66 MIPS depending on device type and speed grade.



One of the most exciting features of the KCPSM3 is that it is totally embedded into the device and requires no external support. The very fact that ANY logic can be connected to the module inside the Spartan-3 or Virtex-II device means that any additional features can be added to provide ultimate flexibility. It is not so much what is inside the KCPSM3 module that makes it useful, but the environment in which it lives.

XILINX

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012

9 / 96


Instruction Set

- Introduction
 - PicoBlaze
 - PicoBlaze Functional Blocks
- PicoBlaze Interface Signals
- 3 Instruction Set
- 4 Interrupts
- Scratchpad RAM
- 6 Input and Output Ports
 - Input Operations
 - Output Operations
- Instruction Storage Configurations
- 8 PicoBlaze Development Tools
- PicoBlaze Programming
- 10 PicoBlaze Instruction Codes
- Related Materials and References

PicoBlaze Interface Signals

PicoBlaze

KCPSM3 Architecture



Instruction S

PicoBlaze Instruction Set

Instructions

- 'X' and 'Y' refer to the definition of the storage registers 's' in the range 0 to F.
- 'kk' represents a constant value in the range 00 to FF.
- 'aaa' represents an address in the range 000 to 3FF. 'pp' represents a port address in the range 00 to FF.

© Dr inż. Ignacy Pardyka (Inf.UJK)

'ss' represents an internal storage address in the range 00 to 3F.


Program Control Group	Arithmetic Group	Logical Group	Shift and Rotate Group
JUMP aaa JUMP Z,aaa JUMP NZ,aaa JUMP C,aaa JUMP NC,aaa	ADD sX,kk ADDCY sX,kk SUB sX,kk SUBCY sX,kk COMPARE sX,kk	LOAD sX,kk AND sX,kk OR sX,kk XOR sX,kk TEST sX,kk	SRO SX SR1 SX SRX SX SRA SX RR SX
CALL aaa CALL Z,aaa CALL NZ,aaa CALL C,aaa CALL NC,aaa	ADD sX,sY ADDCY sX,sY SUB sX,sY SUBCY sX,sY COMPARE sX,sY	LOAD sX,sY AND sX,sY OR sX,sY XOR sX,sY TEST sX,sY	SLO SX SL1 SX SLX SX SLA SX RL SX
RETURN Z RETURN NZ RETURN NC RETURN NC Note that call and return supports up to a stack depth of 31.	Interrupt Group RETURNI ENABLE RETURNI DISABLE ENABLE INTERRUPT DISABLE INTERRUPT	Storage Group STORE SX, SS STORE SX, (SY) FETCH SX, SS FETCH SX, (SY)	Input/Output Group INPUT sX,pp INPUT sX,(sY) OUTPUT sX,pp OUTPUT sX,(sY)

PicoBlaze Instruction Set **JUMP**

Under normal conditions, the program counter (PC) increments to point to the next instruction. The address space is fixed to 1024 locations (000 to 3FF hex) and therefore the program counter is 10 bits wide. It is worth noting that the top of memory is 3FF hex and will increment to 000.



The JUMP instruction may be used to modify this sequence by specifying a new address. However, the JUMP instruction may be conditional. A conditional JUMP will only be performed if a test performed on either the ZERO flag or CARRY flag is valid. The JUMP instruction has no effect on the status of the flags.



Each JUMP instruction must specify the 10-bit address as a 3 digit hexadecimal value. The assembler supports labels to simplify Bit 11 Bit 10 Condition

																			Dit 11	DIL TO	Condition
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	0	0	if Zero
ſ			T -		T .														U	U	
	1	1	0	1	0				а	a	а	а	а	а	a	а	a	а	0	1	if NOT Zero
١				_			_	_	_	_					_				1	0	if Carry
			į	3it 12				NDI		IAL									1	1	if NOT Carry
						1 - C	OND	OITIC	NAL												

© Dr inż. Ignacy Pardyka (Inf.UJK)


© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012

PicoBlaze Instruction Set **RETURN**

The RETURN instruction is the complement to the CALL instruction. The RETURN instruction may also be conditional. In this case the new program counter (PC) value will be formed internally by incrementing the last value on the program address stack. This ensures that the program will execute the instruction following the CALL instruction which resulted in the subroutine. The RETURN instruction has no effect on the status of the flags.




It is the responsibility of the programmer to ensure that a RETURN is only performed in response to a previous CALL instruction such that the program counter stack contains a valid address. The cyclic implementation of the stack will continue to provide values for RETURN instructions which can not be defined.





PicoBlaze Instruction Set **CALL**

The CALL instruction is similar in operation to the JUMP instruction in that it will modify the normal program execution sequence by specifying a new address. The CALL instruction may also be conditional. In addition to supplying a new address, the CALL instruction also causes the current program counter (PC) value to be pushed onto the program counter stack. The CALL instruction has no effect on the status of the flags.



The program counter stack supports a depth of 31 address values. This enables nested 'CALL' sequences to a depth of 31 levels to be performed. However, the stack will also be used during an interrupt operation and hence at least one of these levels should be reserved when interrupts are enabled. The stack is implemented as a separate cyclic buffer. When the stack becomes full, it simply overwrites the oldest value. Hence it is not necessary to reset the stack pointer when performing a software reset. This also explains why there are no instructions to control the stack and why no other memory needs to be reserved or provided for the stack.

Each CALL instruction must specify the 10-bit address as a 3 digit hexadecimal value. The assembler supports labels to simplify Bit 11 Bit 10 Condition

_1	7	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		0	0	if Zero
			_	_					_	-	_	_	-	_	_	-	_	_	1	0	Ů.	
- 1 '	1	1	U	U	U				a	a	a	a	a	а	a	a	а	a	l	0	1	if NOT Zero
_					!	_	_	-											,	1	0	if Carry
				Bit 1	2 (n ₋ 11	NCC	NDI.	TION	ΙΔΙ										1	1	if NOT Carry
				וונו																		
						1 - C	ONL	ITIO	NAL													
																						₹ VILINY


© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane


Rok akad. 2011/2012 14 / 96

PicoBlaze Instruction Set **RETURNI**

The RETURNI instruction is a special variation of the RETURN instruction which should be used to conclude an interrupt service routine. The RETURNI is unconditional and therefore will always load the program counter (PC) with the last address on the program counter stack (the address is not incremented in this case since the instruction at the address stored will need to be executed). The RETURNI instruction restores the flags to the condition they were in at the point of interrupt. The RETURNI also determines the future ability of interrupts using ENABLE and DISABLE as an operand.



It is the responsibility of the programmer to ensure that a RETURNI is only performed in response to an interrupt. Each RETURNI must specify if further interrupt is to be enabled or disabled.






PicoBlaze Instruction Set **ENABLE/DISABLE INTERRUPT**

These instructions are used to set and reset the INT_ENABLE flag. Before using ENABLE INTERRUPT a suitable interrupt routine must be associated with the interrupt address vector (located at address 3FF). Interrupts should never be enabled whilst performing an interrupt service routine.



Interrupts are masked when the INT_ENABLE flag is low. This is the default state of the flag following device configuration or a KCPSM3 reset. The INT ENABLE is also reset during an active interrupt.






c) Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane


Rok akad. 2011/2012 17 / 96

PicoBlaze Instruction Set AND

The AND instruction performs a bit-wise logical 'AND' operation between two operands. For example 00001111 AND 00110011 will produce the result 00000011. The first operand is any register, and it is this register which will be assigned the result of the operation. A second operand may also be any register or an 8-bit constant value. Flags will be effected by this operation. The AND operation is useful for resetting bits of a register and performing tests on the contents (see also TEST instruction). The status of the ZERO flag will then control the flow of the program.



Each AND instruction must specify the first operand register as 's' followed by a hexadecimal digit. This register will also form the destination for the result. The second operand must then specify a second register value in a similar way or specify an 8-bit constant using 2 hexadecimal digits. The assembler supports register naming and constant labels to simplify the process.






PicoBlaze Instruction Set LOAD

The LOAD instruction provides a method for specifying the contents of any register. The new value can be a constant, or the contents of any other register. The LOAD instruction has no effect on the status of the flags



Since the LOAD instruction does not effect the flags it may be used to reorder and assign register contents at any stage of the program execution. The ability to assign a constant with no impact to the program size or performance means that the load instruction is the most obvious way to assign a value or clear a register.

The first operand of a LOAD instruction must specify the register to be loaded as register 's' followed by a hexadecimal digit. The second operand must then specify a second register value in a similar way or specify an 8-bit constant using 2 hexadecimal digits. The assembler supports register naming and constant labels to simplify the process.



Systemy wbudowane


Rok akad. 2011/2012

PicoBlaze Instruction Set OR

The OR instruction performs a bit-wise logical 'OR' operation between two operands. For example 00001111 OR 00110011 will produce the result 00111111. The first operand is any register, and it is this register which will be assigned the result of the operation. A second operand may also be any register or an 8-bit constant value. Flags will be effected by this operation. OR provides a way to force any bits of the specified register to be set which can be useful in forming control signals.




Each OR instruction must specify the first operand register as 's' followed by a hexadecimal digit. This register will also form the destination for the result. The second operand must then specify a second register value in a similar way or specify an 8-bit constant using 2 hexadecimal digits. The assembler supports register naming and constant labels to simplify the process.




PicoBlaze Instruction Set **XOR**

The XOR instruction performs a bit-wise logical 'XOR' operation between two operands. For example 00001111 XOR 00110011 will produce the result 00111100. The first operand is any register, and it is this register which will be assigned the result of the operation. A second operand may also be any register or an 8-bit constant value. Flags will be effected by this operation. The XOR operation is useful for inverting bits contained in a register which is useful in forming control signals.



Each XOR instruction must specify the first operand register as 's' followed by a hexadecimal digit. This register will also form the destination for the result. The second operand must then specify a second register value in a similar way or specify an 8-bit constant using 2 hexadecimal digits. The assembler supports register naming and constant labels to simplify the process.



Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane


Rok akad. 2011/2012

PicoBlaze Instruction Set **ADD**

The ADD instruction performs an 8-bit addition of two operands. The first operand is any register, and it is this register which will be assigned the result of the operation. A second operand may also be any register or an 8-bit constant value. Flags will be effected by this operation. Note that this instruction does not use the CARRY as an input, and hence there is no need to condition the flags before use. The ability to specify any constant is useful in forming control sequences and counters.



Each ADD instruction must specify the first operand register as 's' followed by a hexadecimal digit. This register will also form the destination for the result. The second operand must then specify a second register value in a similar way or specify an 8-bit constant using 2 hexadecimal digits. The assembler supports register naming and constant labels to simplify the process.




PicoBlaze Instruction Set


supports register naming and constant labels to simplify the process

TEST

The TEST instruction performs a bit-wise logical 'AND' operation between two operands. Unlike the 'AND' instruction, the result of the operation is discarded and only the flags are affected. The ZERO flag is set if all bits of the temporary result are low. The CARRY flag is used to indicate the ODD PARITY of the temporary result. Parity checks typically involve a test of all bits, i.e. if the contents of 's5' = 3D (00111101), the execution of TEST s5,FF will set the CARRY flag indicating ODD parity. Bit testing is typically used to isolate a single bit. For example TEST s5.04 will test bit2 of the 's5' register which would set the CARRY flag if the bit is high (reset if the bit is low) and set the ZERO flag if the bit is low (reset if the bit is high)



set to '1' in the temporary result. Each TEST instruction must specify the first operand register as 's' followed by a hexadecimal digit. The second operand must then specify a second register value in a similar way or specify an 8-bit constant using 2 hexadecimal digits. The assembler



CARRY


Systemy wbudowane

Rok akad. 2011/2012


Reset in all other cases.

PicoBlaze Instruction Set **ADDCY**

The ADDCY instruction performs an addition of two 8-bit operands together with the contents of the CARRY flag. The first operand is any register, and it is this register which will be assigned the result of the operation. A second operand may also be any register or an 8-bit constant value. Flags will be effected by this operation. The ADDCY operation can be used in the formation of adder and counter processes exceeding 8 bits.




Each ADDCY instruction must specify the first operand register as 's' followed by a hexadecimal digit. This register will also form the destination for the result. The second operand must then specify a second register value in a similar way or specify an 8-bit constant using 2 hexadecimal digits. The assembler supports register naming and constant labels to simplify the process.






PicoBlaze Instruction Set **SUB**

The SUB instruction performs an 8-bit subtraction of two operands. The first operand is any register, and it is this register which will be assigned the result of the operation. The second operand may also be any register or an 8-bit constant value. Flags will be effected by this operation. Note that this instruction does not use the CARRY as an input, and hence there is no need to condition the flags before use. The CARRY flag indicates when an underflow has occurred. For example, if 's05' contains 27 hex and the instruction SUB s05,35 is performed, then the stored result will be F2 hex and the CARRY flag will be set.



Each SUB instruction must specify the first operand register as 's' followed by a hexadecimal digit. This register will also form the destination for the result. The second operand must then specify a second register value in a similar way or specify an 8-bit constant using 2 hexadecimal digits. The assembler supports register naming and constant labels to simplify the process.




Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane


Rok akad. 2011/2012

PicoBlaze Instruction Set **COMPARE**

The COMPARE instruction performs an 8-bit subtraction of two operands Unlike the 'SUB' instruction, the result of the operation is discarded and only the flags are affected. The ZERO flag is set when all the bits of the temporary result are low and indicates that both input operands were identical. The CARRY flag indicates when an underflow has occurred and indicates that the second operand was larger than the first. For example, if 's05' contains 27 hex and the instruction COMPARE s05,35 is performed, then the CARRY flag will be set (35>27) and the ZERO flag will be reset (35≠27).




Each COMPARE instruction must specify the first operand register as 's' followed by a hexadecimal digit. The second operand must then specify a second register value in a similar way or specify an 8-bit constant using 2 hexadecimal digits. The assembler supports register naming and constant labels to simplify the process.






PicoBlaze Instruction Set **SUBCY**

The SUBCY instruction performs an 8-bit subtraction of two operands together with the contents of the CARRY flag. The first operand is any register, and it is this register which will be assigned the result of the operation. The second operand may also be any register or an 8-bit constant value. Flags will be effected by this operation. The SUBCY operation can be used in the formation of subtract and down counter processes exceeding 8 bits.



Each SUBCY instruction must specify the first operand register as 's' followed by a hexadecimal digit. This register will also form the destination for the result. The second operand must then specify a second register value in a similar way or specify an 8-bit constant using 2 hexadecimal digits. The assembler supports register naming and constant labels to simplify the process.



CARRY

Systemy wbudowane


Rok akad. 2011/2012

Set if all bits of result are zero.

SR0 sX '0' →

PicoBlaze Instruction Set SR0, SR1, SRX, SRA, RR

The shift and rotate right group all modify the contents of a single register. All instructions in the group have an effect on the flags.




ZERO

Each instruction must specify the register as 's' followed by a hexadecimal digit. The assembler supports register naming to simplify the process.



PicoBlaze Instruction Set SL0, SL1, SLX, SLA, RL

The shift and rotate left group all modify the contents of a single register. All instructions in the group have an effect on the flags.



Each instruction must specify the register as 's' followed by a hexadecimal digit. The assembler supports register naming to simplify the process.




© Dr inż. Ignacy Pardyka (Inf.UJK)


Systemy wbudowane

Rok akad. 2011/2012


PicoBlaze Instruction Set **FETCH**

The FETCH instruction enables data held in the 64-byte internal scratch pad memory to be transferred any of the internal registers. The storage address (in the range 00 to 3F) can be defined by a constant value or indirectly as the contents of any other register. The Flags are not affected by this operation.






Each FETCH instruction must specify the destination register as 's' followed by a hexadecimal digit. It must then specify the storage address using a register value in a similar way or specify a 6-bit constant storage address using 2 hexadecimal digits. The assembler supports register naming and constant labels to simplify the process. Although the assembler will reject constants greater than 3F, it is the responsibility of the programmer to ensure that the value of 'sY' is within the address range.






PicoBlaze Instruction Set STORE

The STORE instruction enables the contents of any register to be transferred to the 64-byte internal scratch pad memory. The storage address (in the range 00 to 3F) can be defined by a constant value or indirectly as the contents of any other register. The Flags are not affected by this operation.



Each STORE instruction must specify the source register as 's' followed by a hexadecimal digit. It must then specify the storage address using a register value in a similar way or specify a 6-bit constant storage address using 2 hexadecimal digits. The assembler supports register naming and constant labels to simplify the process. Although the assembler will reject constants greater than 3F, it is the responsibility of the programmer to ensure that the value of 'sY' is within the address range




Dr inż. Ignacy Pardyka (Inf.UJK

Systemy wbudowane

Rok akad. 2011/2012


PicoBlaze Instruction Set OUTPUT

The OUTPUT instruction enables the contents of any register to be transferred to logic external to KCPSM3. The port address (in the range 00 to FF) can be defined by a constant value or indirectly as the contents of any other register. The Flags are not affected by this operation.



The user interface logic is required to decode the PORT_ID port address value and capture the data provided on the OUT_PORT. The WRITE STROBE is set during an output operation (see 'READ and WRITE STROBES'), and should be used to clock enable the capture register or write enable a RAM (see 'Design of Output Ports').


Each OUTPUT instruction must specify the source register as 's' followed by a hexadecimal digit. It must then specify the output port address using a register value in a similar way or specify an 8-bit constant port identifier using 2 hexadecimal digits. The assembler supports register naming and constant labels to simplify the process.






PicoBlaze Instruction Set **INPUT**

The INPUT instruction enables data values external to KCPSM3 to be transferred into any one of the internal registers. The port address (in the range 00 to FF) can be defined by a constant value or indirectly as the contents of any other register. The Flags are not affected by this operation.



The user interface logic is required to decode the PORT_ID port address value and supply the correct data to the IN_PORT. The READ_STROBE is set during an input operation (see 'READ and WRITE STROBES'), but it is not always necessary for the interface logic to decode this strobe. However, it can be useful for determining when data has been read, such as when reading a FIFO buffer (see 'Design of Input Ports').

Each INPUT instruction must specify the destination register as 's' followed by a hexadecimal digit. It must then specify the input port address using a register value in a similar way or specify an 8-bit constant port identifier using 2 hexadecimal digits. The assembler supports register naming and constant labels to simplify the process.





© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012

Instruction Set


PicoBlaze KCPSM3 RESET

KCPSM3 contains an internal reset control circuit to ensure the correct start up of KCPSM3 following device configuration or global reset (GSR). This reset can also be activated within your design.


The KCPSM3 reset is sampled synchronous to the clock and used to form a controlled internal reset signal which is distributed locally as required. A small 'filter' circuit (see right) ensures that the release of the internal reset is clean and controlled



Release of Reset after configuration.




Application of user reset input The reset input can be tied to logic '0' if not required and the 'filter' will still be used to ensure correct power-up sequence.



PicoBlaze Instruction Set **READ and WRITE STROBES**

These pulses are used by external circuits to confirm input and output operations. In the waveforms below, it is assumed that the content of register sE is 47, and the content of register sA is 42.



PORT_ID[7:0] is valid for 2 clock cycles providing additional time for external decoding logic and enabling the connection of synchronous RAM. The WRITE_STROBE is provided on the second clock cycle to confirm an active write by KCPSM3. In most cases, the READ_STROBE will not be utilised by the external decoding logic, but again occurs in the second cycle and indicates the actual clock edge on which data is read into the specified register.

Note for timing critical designs, your timing specifications can allow 2 clock cycles for PORT ID and data paths, and only the strobes need to be constrained to a single clock cycle. Ideally, a pipeline register can be inserted where possible (see 'Design of Input Ports', 'Design of Output Ports' and 'Connecting Memory').

Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012

Instruction Set

Moving Data Moving Data




Figure 3-26: Data Movement Instructions

JUMP JUMP and CALL/RETURN




Figure 3-27: Example JUMP and CALL/RETURN Procedures

© Dr inż. Ignacy Pardyka (Inf.UJK) Systemy wbudowane

Rok akad. 2011/2012 37 / 96

Interrupts

Interrupts Interrupt Logic




Figure 4-1: Simple Interrupt Logic

- - PicoBlaze Functional Blocks

- 4 Interrupts
- - Input Operations
 - Output Operations

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012 38 / 96

Interrupts

Interrupts

Interrupt Flow




Figure 4-2: Example Interrupt Flow


© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012

Interrupts

Interrupt Timing Diagram



Scratchpad RAM

Address Modes

Direct Addressing

scratchpad_transfers:

STORE sX, 04 ; Write register sX to RAM location 04

FETCH sX, 04 ; Read RAM location 04 into register sX

Figure 5-1: Directly Addressing Scratchpad RAM Locations

Introduction
PicoBlaze
PicoBlaze Functional Blocks

PicoBlaze Interface Signals

Instruction Set

Interrupts

Scratchpad RAM

Input and Output Ports
Input Operations
Output Operations
PicoBlaze Development Tools

PicoBlaze Programming

PicoBlaze Instruction Codes

Related Materials and References

Scratchpad RAM

Address Modes

Indirect Addressing

```
NAMEREG s0, ram_data
NAMEREG s1, ram_address

CONSTANT ram_locations, 40 ; there are 64 locations
CONSTANT initial_value, 00 ; initialize to zero

LOAD ram_data, initial_value ; load initial value
LOAD ram_address, ram_locations ; fill from top to bottom

ram_fill: SUB ram_address, 01 ; decrement address
STORE ram_data, (ram_address) ; initialize location
JUMP NZ, ram_fill ; if not address 0, goto
; ram_fill
```

Figure 5-2: Indirect Addressing Initializes All of RAM with a Simple Subroutine

© Dr inż. Ignacy Pardyka (Inf.UJK) Systemy wbudowane Rok akad. 2011/2012 43 / 96 © Dr inż. Ignacy Pardyka (Inf.UJK) Systemy wbudowane Rok akad. 2011/2012 44 /

Scratchpad RAM

FETCH Operation




Figure C-5: FETCH Operation

Examples

FETCH sX, (sY); Read scratchpad RAM location specified by the ; contents of register sY into register sX FETCH sX, kk ; Read scratchpad RAM location specified by the ; immediate constant kk into register sX

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012

Input and Output Ports

- - PicoBlaze Functional Blocks

- Input and Output Ports
 - Input Operations
 - Output Operations

Stack Operations in Program

Stack in RAM

```
NAMEREG sF, stack_ptr ; reserve register sF for the stack pointer
; Initialize stack pointer to location 32 in the scratchpad RAM
   LOAD SF. 20
my_subroutine:
   ; preserve register s0
   CALL push_s0
   ; *** remainder of subroutine algorithm ***
   ; restore register s0
   CALL pop_s0
   STORE s0, stack_ptr ; preserve register s0 onto "stack"
   ADD stack_ptr, 01 ; increment stack pointer
pop_s0:
   SUB stack_ptr, 01 ; decrement stack pointer
   FETCH s0, stack_ptr ; restore register s0 from "stack"
```

Figure 5-4: Use Scratchpad RAM to Emulate PUSH and POP Stack Operations

c) Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012

Input and Output Ports

Input Operation

Input Operation




Figure 6-1: INPUT Operation and FPGA Interface Logic

Input and Output Ports Input Operations

Input Operation

Port Timing




Figure 6-2: Port Timing for INPUT Instruction

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012

Input and Output Ports Input Operations

Input from FIFO Using READ_STROBE




Figure 6-4: READ_STROBE Indicates a Successful INPUT Operation

Input and Output Ports Input Operations

Multiple Input Sources

Multiplex to Form a Single IN_PORT Port




Figure 6-3: Multiplex Multiple Input Sources to Form a Single IN_PORT Port

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012 50 / 96

Input and Output Ports Output Operations

Output Operation

FPGA Interface




Figure 6-5: OUTPUT Operation and FPGA Interface

© Dr inż. Ignacy Pardyka (Inf.UJK) Rok akad. 2011/2012 51 / 96 © Dr inż. Ignacy Pardyka (Inf.UJK) Systemy wbudowane Rok akad. 2011/2012 52 / 96 Systemy wbudowane

Output Operation

Port Timing




Figure 6-6: Port Timing for OUTPUT Instruction

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012 53 / 96

Input and Output Ports Output Operations

Output Destinations

Output Ports Declaration

```
; Use CONSTANT declarations to define output port addresses
CONSTANT Port_A, 01
CONSTANT Port_B, 02
CONSTANT Port_C, 04
CONSTANT Port_D, 08
CONSTANT Broadcast, FF
; Use assigned port names for better readability
OUTPUT s0, Port_A
OUTPUT s1, Port_B
OUTPUT s2, Port_C
OUTPUT s4, Port_D
; Send broadcast message to all addresses to clear all output register
LOAD s0, 00
OUTPUT s0, Broadcast
```

Figure 6-8: Use CONSTANT Directives to Declare Output Port Addresses

Output Destinations

Address Decoding




Figure 6-7: Simple Address Decoding for Designs with Few Output Destinations

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012

Instruction Storage Configurations

- - PicoBlaze Functional Blocks

- - Input Operations
 - Output Operations
- Instruction Storage Configurations

Instruction Storage Configurations

Instruction Store

Standard Configuration




Figure 7-1: Standard Implementation using a Single 1Kx18 Block RAM as the Instruction Store

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012 57 / 96

Instruction Storage Configurations

Two Microcontrollers

Sharing a Common Program Memory




Figure 7-4: Two PicoBlaze Microcontrollers Sharing a Common Code Image

Instruction Store

Loading the Program




Figure 7-3: Standard Configuration with UART or JTAG Program Loader

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012

PicoBlaze Development Tools

- - PicoBlaze Functional Blocks

- - Input Operations
 - Output Operations
- PicoBlaze Development Tools

PicoBlaze Development Tools

KCPSM3

Assembler Files




Figure 10-1: KCPSM3 Assembler Files

© Dr inż. Ignacy Pardyka (Inf.UJK)


Systemy wbudowane

Rok akad. 2011/2012 61 / 96

PicoBlaze Development Tools

KCPSM3

Simple Base System



PicoBlaze Development Tools

KCPSM3

Application Program Template

```
NAMEREG sX, <name> ; Rename register sX with <name>
   CONSTANT <name>, 00 ; Define constant <name>, assign value
     ; ROM output file is always called
         <filename>.vhd
   ADDRESS 000
                       : Programs always start at reset vector 0
   ENABLE INTERRUPT
                     ; If using interrupts, be sure to enable
                       ; the INTERRUPT input
BEGIN:
     ; <<< your code here >>>
                       ; Embedded applications never end
ISR: ; An Interrupt Service Routine (ISR) is
     ; required if using interrupts
     ; Interrupts are automatically disabled
     ; when an interrupt is recognized
     ; Never re-enable interrupts during the ISR
                      ; Return from interrupt service routine
                       ; Use RETURNI DISABLE to leave interrupts
                       ; disabled
   ADDRESS 3FF
                       ; Interrupt vector is located at highest
                       ; instruction address
                       ; Jump to interrupt service routine, ISR
```

Figure B-1: PicoBlaze Application Program Template for KCPSM3 Assembler

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012 62 / 96

PicoBlaze Development Tools

Using PicoBlaze Microcontroller Module

Sample Toplevel Verilog Module

```
module toplevel(
   input clk,
   output [7:0] leds,
    input [7:0] sliders,
    input [3:0] buttons,
    );
     testprg progrom(.address(address), .instruction(instruction), .clk(clk));
kcpsm3 pblaze
  .address(address),
     .instruction(instruction),
     .port_id(port_id),
     .write_strobe(write_strobe),
     .out_port(out_port),
     .read_strobe(read_strobe),
     .in_port(in_port_reg),
     .interrupt(1'b0),
     .interrupt_ack(1'bZ),
     .reset(reset),
     .clk(clk)
```

PicoBlaze Development Tools

Instruction Memory Module

Generated by KCPSM3 Assembler

```
module testprg (address, instruction, clk);
input [9:0] address;
input clk;
output [17:0] instruction;
RAMB16_S18 ram_1024_x_18(
 .DI (16'h0000),
 .DIP (2'b00),
 .EN (1'b1),
 .WE (1'b0),
 .SSR (1'b0),
 .CLK (clk),
 .ADDR (address),
 .DO (instruction[15:0]),
 .DOP (instruction[17:16]))
/*synthesis
init_00 = "410740074004C6064601C5014502C405C304A40083010013C4050400C3040311"
endmodule
© Dr inż. Ignacy Pardyka (Inf.UJK)
                                                            Rok akad. 2011/2012 65 / 96
                                  Systemy wbudowane
```

PicoBlaze Programming

Using PicoBlaze Instructions

Complementing a Register Value

```
complement:
    ; XOR sX, FF invert all bits in register sX, same as one's complement
    LOAD s0, AA ; load register s0 = 10101010
    XOR s0, FF ; invert contents s0 = 01010101
```

Figure 3-2: Complementing a Register Value

Introduction
PicoBlaze
PicoBlaze
PicoBlaze Functional Blocks

PicoBlaze Interface Signals

Instruction Set

Interrupts

Scratchpad RAM

Input and Output Ports
Input Operations
Output Operations

Output Operations

PicoBlaze Development Tools

PicoBlaze Programming

PicoBlaze Instruction Codes

Related Materials and References

Systemy wbudowane

Rok akad. 2011/2012 66 / 96

PicoBlaze Programming

Using PicoBlaze Instructions

Inverting an Individual Bit Location

© Dr inż. Ignacy Pardyka (Inf.UJK)

```
toggle_bit:
    ; XOR sX, <bit_mask>
    XOR s0, 01 ; toggle the least-significant bit in register sX
```

Figure 3-3: Inverting an Individual Bit Location

© Dr inż. Ignacy Pardyka (Inf.UJK) Systemy wbudowane Rok akad. 2011/2012 67 / 96 © Dr inż. Ignacy Pardyka (Inf.UJK) Systemy wbudowane Rok akad. 2011/2012 68 / 96

Using PicoBlaze Instructions

Clearing a Register and Setting the ZERO Flag

XOR sX, sX ; clear register sX, set ZERO flag

Figure 3-4: Clearing a Register and Setting the ZERO Flag

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012 69 / 96

PicoBlaze Programming

Using PicoBlaze Instructions

Set Bit

```
set_bit:
; OR sX, <bit_mask>
   OR s0, 01 ; set bit 0 of register s0
```

Figure 3-6: 16-Setting a Bit Location

PicoBlaze Programming

Using PicoBlaze Instructions

Clearing a Register without Modifying the ZERO Flag

LOAD sX,00 ; clear register sX, ZERO flag unaffected

Figure 3-5: Clearing a Register without Modifying the ZERO Flag

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012 70 / 96

PicoBlaze Programming

Using PicoBlaze Instructions

Clear Bit

```
clear_bit:
; AND sX, <bit_mask>
   AND s0, FE ; clear bit 0 of register s0
```

Figure 3-7: Clearing a Bit Location

© Dr inż. Ignacy Pardyka (Inf.UJK) Rok akad. 2011/2012 71 / 96 © Dr inż. Ignacy Pardyka (Inf.UJK) Rok akad. 2011/2012 72 / 96 Systemy wbudowane Systemy wbudowane

PicoBlaze Programming

Using PicoBlaze Instructions

16-Bit Addition

```
ADD16:
      NAMEREG s0, a_lsb ; rename register s0 as "a_lsb"
      NAMEREG s1, a_msb ; rename register s1 as "a_msb"
      NAMEREG s2, b_lsb ; rename register s2 as "b_lsb"
      NAMEREG s3, b_msb ; rename register s3 as "b_1sb"
      ADD a_lsb, b_lsb ; add LSBs, keep result in a_lsb
      ADDCY a_msb, b_msb ; add MSBs, keep result in a_msb
```

Figure 3-8: 16-Bit Addition Using ADD and ADDCY Instructions

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012 73 / 96

PicoBlaze Programming

Using PicoBlaze Instructions

Destructive Negate

```
; invert all bits in the register performing a one's complement
XOR SX, FF
; add one to sX
ADD sX,01
RETURN
```

Figure 3-12: Destructive Negate (2's Complement) Function Overwrites Original

PicoBlaze Programming

Using PicoBlaze Instructions

16-Bit Subtraction

```
SUB16:
      NAMEREG s0, a_lsb ; rename register s0 as "a_lsb"
      NAMEREG s1, a_msb ; rename register s1 as "a_msb"
      NAMEREG s2, b_lsb ; rename register s2 as "b_lsb"
      NAMEREG s3, b_msb ; rename register s3 as "b_1sb"
      SUB a_lsb, b_lsb ; subtract LSBs, keep result in a_lsb
      SUBCY a_msb, b_msb ; subtract MSBs, keep result in a_msb
```

Figure 3-9: 16-Bit Subtraction Using SUB and SUBCY Instructions

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012 74 / 96

PicoBlaze Programming

Using PicoBlaze Instructions

Non-destructive Negate

```
Negate:
   NAMEREG sy, value
   NAMEREG sX, complement
   ; Clear 'complement' to zero
   LOAD complement, 00
   ; subtract value from 0 to create two's complement
   SUB complement, value
   RETURN
```

Figure 3-13: Non-destructive Negate Function Preserves Original Value

PicoBlaze Programming

Using PicoBlaze Instructions

Hardware Multiplier




Figure 3-15: 8-bit by 8-bit Hardware Multiplier Using the FPGA's 18x18 Multipliers

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012 77 / 96

PicoBlaze Instruction Codes

- - PicoBlaze Functional Blocks

- - Input Operations
 - Output Operations

- PicoBlaze Instruction Codes

PicoBlaze Programming

Using PicoBlaze Instructions

Assembler Program for Hardware Multiplier

```
Multiplier Routine (8-bit x 8-bit = 16-bit product)
 ; Connects to embedded 18x18 Hardware Multiplier via ports
mult 8x8io:
NAMEREG s0, multiplicand
NAMEREG s1, multiplier ; preserved
                          ; most-significant byte (MSB) of result, modified
 NAMEREG s3, result msb
 NAMEREG s4, result_lsb
                          ; least-significant byte (LSB) of result, modified
 ; Define the port ID numbers as constants for better clarity
 CONSTANT multiplier_lsb, 00
CONSTANT multiplier_msb, 01
 ; Output multiplicand and multiplier to FPGA registers connected to the
    the embedded multiplier.
OUTPUT multiplicand, multiplier_lsb
 OUTPUT multiplier, multiplier_msb
 ; Input the resulting product from the embedded multiplier.
 INPUT result_lsb, multiplier_lsb
 INPUT result_msb, multiplier_msb
```

Figure 3-16: 8-bit by 8-bit Multiply Routine Using Hardware Multiplier

Dr inż. Ignacy Pardyka (Inf.UJK)

© Dr inż. Ignacy Pardyka (Inf.UJK)

Rok akad. 2011/2012 78 / 96

PicoBlaze Instruction Codes

PicoBlaze Instruction Set

Instructions

Table 3-1: PicoBlaze Instruction Set (alphabetical listing)

Instruction	Description	Function	ZERO	CARRY
ADD sX, kk	Add register sX with literal kk	$sX \leftarrow sX + kk$?	?
ADD sX, sY	Add register sX with register sY	$sX \leftarrow sX + sY$?	?
ADDCY sX, kk (ADDC)	Add register sX with literal kk with CARRY bit	$sX \leftarrow sX + kk + CARRY$?	?
ADDCY sX, sY (ADDC)	Add register sX with register sY with CARRY bit	$sX \leftarrow sX + sY + CARRY$?	?
AND sX, kk	Bitwise AND register sX with literal kk	sX ← sX AND kk	?	0
AND sX, sY	Bitwise AND register sX with register sY	sX ← sX AND sY	?	0
CALL aaa	Unconditionally call subroutine at aaa	TOS ← PC PC ← aaa	-	-
CALL C, aaa	If CARRY flag set, call subroutine at aaa	If CARRY=1, {TOS ← PC, PC ← aaa}	-	=
CALL NC, aaa	If CARRY flag not set, call subroutine at aaa	If CARRY=0, {TOS ← PC, PC ← aaa}	-	-
CALL NZ, aaa	If ZERO flag not set, call subroutine at aaa	If ZERO=0, {TOS ← PC, PC ← aaa}	-	-
CALL Z, aaa	If ZERO flag set, call subroutine at aaa	If ZERO=1, {TOS ← PC, PC ← aaa}	-	-
	+	1		+

PicoBlaze Instruction Codes

PicoBlaze Instruction Set

Instructions

COMPARE sX, kk (COMP)	Compare register sX with literal kk. Set CARRY and ZERO flags as appropriate. Registers are unaffected.	If sX=kk, ZERO \leftarrow 1 If sX <kk, <math="" carry="">\leftarrow 1</kk,>	?	?
COMPARE sX, sY (COMP)	Compare register sX with register sY. Set CARRY and ZERO flags as appropriate. Registers are unaffected.	If $sX=sY$, ZERO $\leftarrow 1$ If $sX, CARRY \leftarrow 1$?	?
DISABLE INTERRUPT (DINT)	Disable interrupt input	INTERRUPT_ENABLE ← 0	-	-

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012 81 / 96

PicoBlaze Instruction Codes

PicoBlaze Instruction Set

Instructions

I.	1	I.	1	1
JUMP aaa	Unconditionally jump to aaa	PC ← aaa	-	-
JUMP C, aaa	If CARRY flag set, jump to aaa	If CARRY=1, PC ← aaa	-	-
JUMP NC, aaa	If CARRY flag not set, jump to aaa	If CARRY=0, PC ← aaa	-	-
JUMP NZ, aaa	If ZERO flag not set, jump to aaa	If ZERO=0, PC ← aaa	-	-
JUMP Z, aaa	If ZERO flag set, jump to aaa	If ZERO=1, PC ← aaa	-	-
LOAD sX, kk	Load register sX with literal kk	sX ← kk	-	-
LOAD sX, sY	Load register sX with register sY	sX ← sY	-	-
OR sX, kk	Bitwise OR register sX with literal kk	sX ← sX OR kk	?	0
OR sX, sY	Bitwise OR register sX with register sY	sX ← sX OR sY	?	0
OUTPUT sX, (sY) (OUT sX, sY)	Write register sX to output port location pointed to by register sY	PORT_ID ← sY OUT_PORT ← sX	-	-
OUTPUT sX, pp (OUT sX, pp)	Write register sX to output port location pp	PORT_ID ← pp OUT_PORT ← sX	-	-

PicoBlaze Instruction Set

Instructions

Instruction	Description	Function	ZERO	CARRY
ENABLE INTERRUPT (EINT)	Enable interrupt input	INTERRUPT_ENABLE ← 1	-	-
Interrupt Event	Asynchronous interrupt input. Preserve flags and PC. Clear INTERRUPT_ENABLE flag. Jump to interrupt vector at address 3FF.	Preserved ZERO \leftarrow ZERO Preserved CARRY \leftarrow CARRY INTERRUPT_ENABLE \leftarrow 0 TOS \leftarrow PC PC \leftarrow 3FF	-	-
FETCH sX, (sY) (FETCH sX, sY)	Read scratchpad RAM location pointed to by register sY into register sX	$sX \leftarrow RAM[(sY)]$	-	-
FETCH sX, ss	Read scratchpad RAM location ss into register sX	$sX \leftarrow RAM[ss]$	-	-
INPUT sX, (sY) (IN sX, sY)	Read value on input port location pointed to by register sY into register sX	PORT_ID ← sY sX ← IN_PORT	-	-
INPUT sX, pp (IN)	Read value on input port location pp into register sX	PORT_ID ← pp sX ← IN_PORT	=	=

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012 82 / 96

PicoBlaze Instruction Codes

PicoBlaze Instruction Set

Instructions

1	1	1	i	
RETURN (RET)	Unconditionally return from subroutine	PC ← TOS+1	-	-
RETURN C (RET C)	If CARRY flag set, return from subroutine	If CARRY=1, PC ← TOS+1	1	-
RETURN NC (RET NC)	If CARRY flag not set, return from subroutine	If CARRY=0, PC ← TOS+1	-	-
RETURN NZ (RET NZ)	If ZERO flag not set, return from subroutine	If ZERO=0, PC ← TOS+1	-	-
RETURN Z (RET Z)	If ZERO flag set, return from subroutine	If ZERO=1, PC ← TOS+1	i	-

PicoBlaze Instruction Codes

PicoBlaze Instruction Set

Instructions

Instruction	Description	Function	ZERO	CARRY
RETURNI DISABLE (RETI DISABLE)	Return from interrupt service routine. Interrupt remains disabled.	PC ← TOS ZERO ← Preserved ZERO CARRY ← Preserved CARRY INTERRUPT_ENABLE ← 0	?	?
RETURNI ENABLE (RETI ENABLE)	Return from interrupt service routine. Re-enable interrupt.	PC ← TOS ZERO ← Preserved ZERO CARRY ← Preserved CARRY INTERRUPT_ENABLE ← 1	?	?
RL sX	Rotate register sX left	$sX \leftarrow \{sX[6:0], sX[7]\}$ $CARRY \leftarrow sX[7]$?	?
RR sX	Rotate register sX right	$sX \leftarrow \{sX[0], sX[7:1]\}$ CARRY $\leftarrow sX[0]$?	?

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012 85 / 96

PicoBlaze Instruction Codes

PicoBlaze Instruction Set

Instructions

STORE sX, (sY) (STORE sX, sY)	Write register sX to scratchpad RAM location pointed to by register sY	$RAM[(sY)] \leftarrow sX$	-	-
STORE sX, ss	Write register sX to scratchpad RAM location ss	$RAM[ss] \leftarrow sX$	-	=
SUB sX, kk	Subtract literal kk from register sX	sX ← sX – kk	?	?
SUB sX, sY	Subtract register sY from register sX	$sX \leftarrow sX - sY$?	?
SUBCY sX, kk (SUBC)	Subtract literal kk from register sX with CARRY (borrow)	sX ← sX – kk - CARRY	?	?
SUBCY sX, sY (SUBC)	Subtract register sY from register sX with CARRY (borrow)	sX ← sX – sY - CARRY	?	?

PicoBlaze Instruction Set

Instructions

SL0 sX	Shift register sx left, zero fill	$sX \leftarrow \{sX[6:0], 0\}$ $CARRY \leftarrow sX[7]$?	?
SL1 sX	Shift register sX left, one fill	$sX \leftarrow \{sX[6:0],1\}$ $CARRY \leftarrow sX[7]$	0	?
SLA sX	Shift register sx left through all bits, including CARRY	$sX \leftarrow \{sX[6:0],CARRY\}$ $CARRY \leftarrow sX[7]$?	?
SLX sX	Shift register sx left. Bit sx[0] is unaffected.	$sX \leftarrow \{sX[6:0], sX[0]\}$ $CARRY \leftarrow sX[7]$?	?
SR0 sX	Shift register sX right, zero fill	$sX \leftarrow \{0, sX[7:1]\}$ $CARRY \leftarrow sX[0]$?	?
SR1 sX	Shift register sX right, one fill	$sX \leftarrow \{1, sX[7:1]\}$ $CARRY \leftarrow sX[0]$	0	?
SRA sX	Shift register sx right through all bits, including CARRY	$sX \leftarrow \{CARRY, sX[7:1]\}$ $CARRY \leftarrow sX[0]$?	?
SRX sX	Arithmetic shift register sX right. Sign extend sX. Bit sX[7] Is unaffected.	$sX \leftarrow \{sX[7], sX[7:1]\}$ $CARRY \leftarrow sX[0]$?	?

© Dr inż. Ignacy Pardyka (Inf.UJK)

© Dr inż. Ignacy Pardyka (Inf.UJK)

Rok akad. 2011/2012 86 / 96

PicoBlaze Instruction Codes

PicoBlaze Instruction Set

Instructions

	· · · · ·			
Instruction	Description	Function	ZERO	CARRY
TEST sX, kk	Test bits in register sX against literal kk. Update CARRY and ZERO flags. Registers are unaffected.	If $(sX \text{ AND } kk) = 0$, ZERO $\leftarrow 1$ CARRY \leftarrow odd parity of $(sX \text{ AND } kk)$?	?
TEST sX, sY	Test bits in register sX against register sX. Update CARRY and ZERO flags. Registers are unaffected.	If $(sX \text{ AND } sY) = 0$, ZERO $\leftarrow 1$ CARRY \leftarrow odd parity of $(sX \text{ AND } kk)$?	?
XOR sX, kk	Bitwise XOR register sX with literal kk	sX ← sX XOR kk	?	0
XOR sX, sY	Bitwise XOR register sX with register sY	sX ← sX XOR sY	?	0

PicoBlaze Instruction Codes

PicoBlaze Instruction Set

Instructions

sX =	One of 16 possible register locations ranging from s0 through sF or specified as a literal
sY =	One of 16 possible register locations ranging from s0 through sF or specified as a literal
aaa =	$10 \hbox{-bit address, specified either as a literal or a three-digit hexadecimal value ranging from 000 to $3FF$ or a labeled location}$
kk =	8 -bit immediate constant, specified either as a literal or a two-digit hexadecimal value ranging from 00 to FF or specified as a literal
pp =	8 -bit port address, specified either as a literal or a two-digit hexadecimal value ranging from 00 to FF or specified as a literal or a literal or a two-digit hexadecimal value ranging from 00 to FF or specified as a literal or a lite
ss =	$6-bit\ scratchpad\ RAM\ address, specified\ either\ as\ a\ literal\ or\ a\ two-digit\ hexadecimal\ value\ ranging\ from\ 00\ to\ 31\ or\ specified\ as\ a\ literal$
RAM[n] =	Contents of scratchpad RAM at location n
TOS =	Value stored at Top Of Stack

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012 89 / 96

PicoBlaze Instruction Codes

PicoBlaze Instructions

Instruction Codes

COMPARE sX,kk	0	1	0	1	0	0	х	х	х	х	k	k	k	k	k	k	k	k
COMPARE sX,sY	0	1	0	1	0	1	х	х	х	x	y	y	y	y	0	0	0	0
DISABLE INTERRUPT	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ENABLE INTERRUPT	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1
FETCH sX, ss	0	0	0	1	1	0	x	х	х	х	0	0	s	s	s	s	s	s
FETCH sX,(sY)	0	0	0	1	1	1	х	х	х	x	у	у	у	у	0	0	0	0
INPUT sX,(sY)	0	0	0	1	0	1	x	х	х	х	y	y	y	y	0	0	0	0
INPUT sX,pp	0	0	0	1	0	0	x	х	х	х	p	р	р	р	р	р	р	р
JUMP	1	1	0	1	0	0	0	0	a	a	a	a	a	a	a	a	a	a
JUMP C	1	1	0	1	0	1	1	0	a	a	a	a	a	a	a	a	a	a
JUMP NC	1	1	0	1	0	1	1	1	a	a	a	a	a	a	a	a	a	a
JUMP NZ	1	1	0	1	0	1	0	1	a	a	a	a	a	a	a	a	a	a
JUMP Z	1	1	0	1	0	1	0	0	a	a	a	a	a	a	a	a	a	a

PicoBlaze Instruction Codes

PicoBlaze Instructions

Instruction Codes

Table D-1: PicoBlaze Instruction Codes

Instruction	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADD sX,kk	0	1	1	0	0	0	х	x	x	х	k	k	k	k	k	k	k	k
ADD sX,sY	0	1	1	0	0	1	х	x	x	х	y	у	у	y	0	0	0	0
ADDCY sX,kk	0	1	1	0	1	0	x	x	x	х	k	k	k	k	k	k	k	k
ADDCY sX,sY	0	1	1	0	1	1	x	x	x	х	y	y	y	y	0	0	0	0
AND sX,kk	0	0	1	0	1	0	х	x	x	х	k	k	k	k	k	k	k	k
AND sX,sY	0	0	1	0	1	1	х	x	x	х	y	у	у	y	0	0	0	0
CALL	1	1	0	0	0	0	0	0	a	a	a	a	a	a	a	a	a	a
CALL C	1	1	0	0	0	1	1	0	a	a	a	a	a	a	a	a	a	a
CALL NC	1	1	0	0	0	1	1	1	a	a	a	a	a	a	a	a	a	a
CALL NZ	1	1	0	0	0	1	0	1	a	a	a	a	a	a	a	a	a	a
CALL Z	1	1	0	0	0	1	0	0	a	a	a	a	a	a	a	a	a	a

© Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012 90 / 96

PicoBlaze Instruction Codes

PicoBlaze Instructions

Instruction Codes

Table D-1: PicoBlaze Instruction Codes (Cont'd)

Instruction	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LOAD sX,kk	0	0	0	0	0	0	х	х	х	х	k	k	k	k	k	k	k	k
LOAD sX,sY	0	0	0	0	0	1	x	х	х	х	у	y	у	y	0	0	0	0
OR sX,kk	0	0	1	1	0	0	x	х	х	х	k	k	k	k	k	k	k	k
OR sX,sY	0	0	1	1	0	1	x	х	х	х	у	y	у	y	0	0	0	0
OUTPUT sX,(sY)	1	0	1	1	0	1	х	х	х	х	y	y	у	y	0	0	0	0
OUTPUT sX,pp	1	0	1	1	0	0	х	х	х	х	р	р	р	р	р	р	р	р
RETURN	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
RETURN C	1	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0
RETURN NC	1	0	1	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0
RETURN NZ	1	0	1	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0
RETURN Z	1	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
RETURNI DISABLE	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RETURNI ENABLE	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

PicoBlaze Instructions

Instruction Codes

RL sX	1	0	0	0	0	0	Х	Х	Х	Х	0	0	0	0	0	0	1	0
RR sX	1	0	0	0	0	0	x	х	х	х	0	0	0	0	1	1	0	0
SL0 sX	1	0	0	0	0	0	х	х	х	х	0	0	0	0	0	1	1	0
SL1 sX	1	0	0	0	0	0	x	х	x	x	0	0	0	0	0	1	1	1
SLA sX	1	0	0	0	0	0	x	x	х	х	0	0	0	0	0	0	0	0
SLX sX	1	0	0	0	0	0	x	х	х	х	0	0	0	0	0	1	0	0
SR0 sX	1	0	0	0	0	0	x	х	х	х	0	0	0	0	1	1	1	0
SR1 sX	1	0	0	0	0	0	x	x	х	х	0	0	0	0	1	1	1	1
SRA sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	1	0	0	0
SRX sX	1	0	0	0	0	0	x	х	х	х	0	0	0	0	1	0	1	0
STORE sX, ss	1	0	1	1	1	0	x	х	x	x	0	0	s	s	s	s	s	s
STORE sX,(sY)	1	0	1	1	1	1	x	х	x	x	y	y	y	у	0	0	0	0

Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012

Related Materials and References

- - PicoBlaze Functional Blocks

- - Input Operations
 - Output Operations

- Related Materials and References

PicoBlaze Instructions

Instruction Codes

SUB sX,kk	0	1	1	1	0	0	х	х	х	х	k	k	k	k	k	k	k	k
SUB sX,sY	0	1	1	1	0	1	x	х	х	x	у	y	у	у	0	0	0	0
SUBCY sX,kk	0	1	1	1	1	0	x	х	х	x	k	k	k	k	k	k	k	k
SUBCY sX,sY	0	1	1	1	1	1	x	х	х	x	у	y	у	у	0	0	0	0
TEST sX,kk	0	1	0	0	1	0	х	х	х	х	k	k	k	k	k	k	k	k
TEST sX,sY	0	1	0	0	1	1	x	х	х	x	y	y	у	y	0	0	0	0
XOR sX,kk	0	0	1	1	1	0	x	х	х	x	k	k	k	k	k	k	k	k
XOR sX,sY	0	0	1	1	1	1	х	х	х	х	у	y	у	y	0	0	0	0

Dr inż. Ignacy Pardyka (Inf.UJK)

Systemy wbudowane

Rok akad. 2011/2012 94 / 96

Related Materials and References

Related Materials and References

Bibliography

- 1. PicoBlaze 8-bit Embedded Microcontroller Download PicoBlaze reference designs and additional files. http://www.xilinx.com/ipcenter/processor_central/picoblaze
- 2. Mediatronix pBlazIDE Integrated Development Environment for PicoBlaze http://www.mediatronix.com/pBlazeIDE.htm
- 3. Xilinx System Generator User Guide: "Designing PicoBlaze Microcontroller Applications" http://www.xilinx.com/support/sw_manuals/sysgen_ug.pdf
- 4. MicroBlaze 32-bit Soft Processor Core http://www.xilinx.com/microblaze
- 5. UG331: Spartan-3 Generation FPGA User Guide: Chapter 8, "Using Dedicated http://www.xilinx.com/support/documentation/user_guides/ug331.pdf
- 6. XST User Guide: Chapter 9, "Mixed Language Support" http://toolbox.xilinx.com/docsan/xilinx10/books/docs/xst/xst.pdf